Introduction
FinFETs have attracted growing interests because of their superior electrostatics. Recently the mass-production of the 22-nm technology node was launched [1] . On the other hand, it is reported that the device temperatures of FinFETs are increased due to the self-heating effect (SHE) [2, 3] . In the previous reports, the thermal conductivity of silicon (λ Si ) was assumed to be independent of temperature or equal to the bulk Si value. In addition, SHEs were evaluated under a high DC bias, which may overestimate device temperatures. Therefore, SHEs should be evaluated under a practical bias condition for devices in operations. Although analog performances are important for a system-on-a-chip (SoC) platform, the impact of SHEs on analog performances has not been studied for nanoscale FinFETs.
In this work, the device temperatures and analog performances of 14-nm node Bulk/SOI FinFETs are investigated with a realistic λ Si , for the first time. It is demonstrated that ultrathin-BOX (UT-BOX) SOI FinFETs have a great thermal advantage, because the λ Si size effects result in higher temperature of Bulk FinFETs. It is also shown that analog performances of SOI FinFETs are maximized when BOX thickness (t BOX ) is optimized in terms of thermal and electrical properties.
Device Structures & Equivalent Thermal Circuit
Lattice temperature (T L ) and electrical characteristics are calculated using the device simulator by Synopsys Inc. [4] . Table 1 shows the parameters used in the calculations. The parameters are tuned to satisfy the requirements for 14-nm node [5] . In Bulk FinFETs, the thin Si region under the device is p+ doped in order to suppress short channel effects [2] .
For T L calculations, the heat dissipation paths from the device to the outside must be defined. In a typical circuit, the drain and gate are connected to the gate and drain of adjacent devices, respectively ( Fig. 1(a) ). Because the adjacent devices are also operated and the interface thermal resistance reduces the heat flow through the gate [2] , the source is the dominant heat dissipation path through interconnects. The thermal resistance of the source interconnect (R th int ) is estimated from the approximate expression [6] , where the reduced thermal conductivity of Cu (λ int ) [7] is incorporated. The thermal resistance (R th ) is extracted from the input power normalized by the fin pitch, P (W•μm -1 ), and the temperature difference between the channel and substrate (T ch − T sub ): R th ≡ (T ch − T sub )/P. R th is consisting of the thermal resistances of the device (R th dev ) and R th int connected in parallel ( Fig.1 (b) ).
Impacts of Reduced Thermal Conductivity
In a heavily doped or thin layer silicon, λ Si is significantly reduced due to a decrease in the phonon mean free path. Fig. 2 shows calculated λ Si of bulk, n+ doped, and 7-nm thick (equal to the fin width: W fin ) silicon [8, 9] . λ Si is greatly reduced: 60% in n+ doped and 90% in 7-nm thick silicon at 300 K, clearly indicating that λ Si should be corrected in nanoscale devices. The n+ doped λ Si is applied in the source/drain and gate regions, and the thin layer λ Si is applied in the channel, extension, and thin Si under the channel (for Bulk FinFETs) regions.
The λ Si correction has greater impacts on the thermal properties of Bulk FinFETs, where the generated heat dissipates through the thin Si region. By incorporating the λ Si correction, R th of Bulk FinFETs significantly increases, leading to the thermal advantage of SOI FinFETs when t BOX < 50 nm (Fig. 3 ). In addition, the R th of Bulk FinFETs has the stronger W fin dependence than that of SOI FinFETs (Fig. 4) . Since λ Si is getting worse in thinner W fin , the λ Si size effects enhance the W fin dependence of R th in Bulk FinFETs. Therefore, SOI FinFETs also have an advantage from the viewpoint of thermal variability due to the W fin fluctuation (δW fin ).
The severe SHE on Bulk FinFETs leads to the drain current (I d ) degradation at a higher gate voltage (V g ) and drain voltage (V d ) region (Fig. 5) . However, such a high DC bias around the power supply voltage (V g ≈ V d ≈ V dd = 0.75 V) is not applied in a practical circuit operation. In order to evaluate device temperatures in a practical condition, T L is calculated under a DC bias for analog operations. The bias point is set to be around V g = 0.5 V and V d = 0.3 V. Even under the practical DC bias, the T L of Bulk FinFETs is significantly higher than that of UT-BOX SOI FinFETs with extremely thin BOX of 5 nm (Fig. 6 ).
Analog Performance Optimization
Analog performances are analyzed in terms of the cutoff frequency (f T ) and maximum oscillation frequency (f max ). f T and f max are extracted from the h 21 parameter and Mason's unilateral power gain [10] , respectively. Fig. 7 shows f T /f max as a function of V d . f T of UT-BOX SOI FinFETs is higher than that of Bulk FinFETs, thanks to the lower T L as well as the higher transconductance (g m ) in UT-BOX SOI FinFETs. As V d increases, the f T difference between Bulk and UT-BOX SOI FinFETs increases due to the greater SHE in the higher V d region.
In order to investigate the SHE impacts on analog performances in detail, the t BOX dependences of f T /f max are evaluated. It is clearly observed that f T and f max of SOI FinFETs mark the peak at t BOX of 10 and 20 nm, respectively (Fig. 8) . As t BOX increases, R th increases (Fig. 3) . On the other hand, as t BOX decreases, the parasitic capacitance between the device and substrate (C para ) increases. Since the both of R th and C para degrade f T /f max , f T /f max are maximized at a certain t BOX . The stronger t BOX dependence of f T in the thicker t BOX region implies that more serious SHE impacts on f T .
Conclusions
The impacts of self-heating effects on a practical performance of Bulk/SOI FinFETs are investigated in terms of analog operation with the realistic λ Si for the first time. Fig. 9 summarizes the thermal properties of 14-nm node Bulk/SOI FinFETs. In Bulk FinFETs, we observe higher R th , higher T L , and greater δW fin impacts on R th . These are mainly due to the λ Si size effects on the dominant heat flow path (thin Si regions below devices). In ultrathin-BOX SOI FinFETs, R th is lower than that of Bulk FinFETs when t BOX < 50 nm. f T /f max take maximum values when t BOX is optimized in terms of thermal (R th ) and electrical (C para ) properties. f T of UT-BOX SOI FinFETs is 8% higher than that of Bulk FinFETs at the optimized t BOX of 10 nm. The optimization of analog performances is necessary for the device design of a FinFET-based SoC platform. ) Si, and 7-nm Si slab as a function of temperature. This figure clearly shows that the conventional bulk λSi of 148 Wm -1 K -1 should be corrected for the Rth calculation. In heavily doped or thin Si, λSi degrades significantly due to decreased phonon mean free path.
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without  Si Corr. (Fig. 2) and Rth of Bulk FinFETs (dashed lines) with and without λSi corrections. By taking into account the λSi corrections, it is shown that SOI FinFETs have thermal advantage when tBOX is relatively thick (< 50 nm). 
